

**PATENT APPLICATION**

**METHOD AND APPARATUS TO COMBINE HETEROGENEOUS  
HARDWARE INTERFACES FOR NEXT GENERATION PACKET  
VOICE MODULE DEVICES**

Inventor(s): James MacKnight, a citizen of the United States of America, residing at  
14930 Sword Dancer Court  
Morgan Hill, California 95037-6022

Assignee: CISCO TECHNOLOGY, INC. (A California Corporation)

Entity: LARGE

## BACKGROUND OF THE INVENTION

5           [01] Many routing platforms and other network devices utilize a Packet Voice Data Module (PVDM) to perform function related to processing telephony, voice, fax, and other types of data for utilization in networks that implement types of Voice and Fax over Internet Protocol (V/FoIP) and other protocols. The PVDM utilizes one or more Digital Signal Processors (DSPs) which are specialized integrated circuits that perform signal  
10 processing operations at high speed.

          [02] The legacy PVDM/Host Platform Interface is physically realized as a PVDM slot in the motherboard and utilizes, for example, a 72 pin SIMM connector. Fig. 1 is a high-level block diagram depicting the PVDM/Host Platform Interface. Digital data to be processed by the PVDM is received over the TDM (time division multiplexed) buses 12 and  
15 processed data is output over the parallel bus 14.

          [03] Incompatibility between different vendor's Digital Signal Processor (DSP) high speed parallel communications host port interfaces has previously required that the legacy PVDM interface be designed for only a single vendor's DSPs. Since different vendor's DSP products meet various segments of the market space and only allow the PVDM  
20 interface to operate with a small subset of a single vendor's product line, the legacy interface limits the operational and cost effectiveness of the PVDM solution over, for example, the Access Router market space.

          [04] This legacy, single vendor PVDM hardware bus definition and functionality are presently used in most access routers to provide analog signal processing for  
25 voice, data and modem analog signals from Wide Area Network (WAN) interface ports.

          [05] Accordingly, an improved PVDM interface is required to provide maximum flexibility with respect to performance and market segment matching. Additionally, a flexible interface would also be advantageous to allow modules plugged into the PVDM interface to perform additional add-on specific processing such as echo  
30 cancellation, video processing, etc.

## BRIEF SUMMARY OF THE INVENTION

[06] In one embodiment of the invention, a multi-vendor DSP solution at the PVDM hardware interface level supports optimized hardware bus operation for each DSP vendor.

5 [07] In another embodiment of the invention, a parallel bus may be configured to implement different parallel bus protocols. The particular parallel bus protocol implemented is determined by reading identification information stored on the PVDM.

[08] In another embodiment of the invention, digital signature information is stored on the module which is utilized to unambiguously identify the module.

10 [09] In another embodiment of the invention, a PVDM interface provides the functions of external testability, expandability, unique identification, generic add-on application-specific processing and future-proofing of a next generation PVDM devices.

[10] In another embodiment of the invention, a hardware chip select included in the interface enables direct communication between the host platform and any add-on functionality or on-board non-DSP device to expand the functionality provided by the interface.

[11] In another embodiment of the invention, selected pins are redefined to allow full DMA functionality.

[12] Other features and advantages of the invention will be apparent in view of the following detailed description and appended drawings.

20

#### BRIEF DESCRIPTION OF THE DRAWINGS

[13] Fig. 1 is a high-level block diagram of a generic legacy PVDM interface;

25 [14] Fig. 2 is a block diagram of an embodiment of a PVDM/Host Platform interface; and

[15] Fig. 3 is a schematic diagram of a PVDM utilizing an embodiment of the PVDM/Host Interface.

#### DETAILED DESCRIPTION OF THE INVENTION

30 [16] Reference will now be made in detail to various embodiments of the invention. Examples of these embodiments are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodiments, it will be understood that it is not intended to limit the invention to any embodiment. On the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within

the spirit and scope of the invention as defined by the appended claims. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the various embodiments. However, the present invention may be practiced without some or all of these specific details. In other instances, well known process  
5 operations have not been described in detail in order not to unnecessarily obscure the present invention.

[17] Fig. 2 is a block diagram of an embodiment the PVDM interface of the present invention. In Fig. 2 an 80-pin connector is utilized to physically connect the PVDM 10 to the host platform 20. Voice and data packets either sourced or destined to the access  
10 router's local WAN and/or analog port terminations are passed to the PVDM module via the 16-bit bi-directional Parallel Bus 14. This bus is also used to for control plane communications between the Host processor and PVDM module. On the PVDM side the parallel bus is terminated by a PVDM parallel interface 22. On the Host Platform side the parallel bus is terminated by a Host Parallel Bus Interface 24 which is part of the Host  
15 Termination Logic 26. The Host Termination Logic 26 couples the PVDM with other devices on the Host Platform such as the Host CPU 28 and the WAN (Wide Area Network) and Analog Interfaces 30.

[18] Further, four TDM Highway buses are terminated on the Host Platform side by a Host Platform TDM Highway Interface 34 which is part of a Host Platform TDM  
20 Highway Switch 36 and on the PVDM side by a PVDM TDM Highway Interface 36.

[19] Thus, in this embodiment, the 80-pin PVDM interface consists of seven data busses plus system control and interface signaling. These are:

1. A single 16-bit parallel bus interface including addressing, handshake and interrupt logic
- 25 2. Four independent TDM Highway busses with optional bi-directional Clock and Frame sync capability
3. A JTAG (Joint Test Access Group) Test and Emulation serial bus. The JTAG emulation bus is accessible via both the 80-pin edge connector and a separate, on-board connection.
- 30 4. A Cookie SPI Serial EEPROM bus used for identification, configuration and digital signature functions for the PVDM module.
5. System level signals, including reset, and the PVDM module generic Chip Select capability.
6. Single voltage input power plus common power and signal ground connection.

Each of these components will be described in more detail below.

[20] The above-described interface provides for expanded PVDM module functions that could be performed including: a hardware ECAN (echo cancellation) module; a DSP farm for hardware assisted teleconferencing, transcoding, etc.; and, multiple clock domain support for handling heterogeneous WAN and Internet provider voice and packet services, etc.

[21] Fig. 3 is a block diagram of a DSP-centric PVDM configured to interface with PVDM Interface of the presently described embodiment. The DSPs 40a-d are coupled to the four TDM highways 12, a dedicated unidirectional address bus 42, a JTAG bus 43, the bi-directional parallel bus 14, and respective chip select, reset lines, interrupt and ready lines 44, 46, 48 and 50. Additionally a non-volatile memory element 52, in this embodiment an EEPROM, functions as a cookie to hold module identification, configuration and signature information describing the PVDM and is coupled to the SPI serial bus 54.

[22] As depicted in Fig. 3, all of the lines are terminated in the SIMM-80 connector 56 which is used to connect the PVDM to the motherboard.

#### [23] Integrated Cookie Serial Bus

[24] In this embodiment, a Cookie SPI bus interface is implemented using a 93C46 Serial EEPROM, or equivalent. Manufacturing, technical support and the Host processor all use the Cookie Serial EEPROM stored data. Manufacturing uses it for tracking, serial numbers and part numbers, among other items. The Host processor uses the cookie EEPROM to identify manufacturing/technical support required data, define configuration parameters and capabilities within the PVDM module, and to provide a unique, unambiguous signature for PVDM module type identification to be used by the Host processor.

[25] In this embodiment, all host processor implementations of the Cookie Serial EEPROM interface must support the lowest cookie speed of 100Kbps.

#### [26] PVDM Interface Generic Parallel Bus

[27] This generic parallel, 16-bit wide data path communications bus has been defined to allow a number of major DSP vendor's parallel interfaces to be used. In the presently described interface, two DSP vendor's parallel interfaces are hardware compatible with this defined interface: Texas Instrument's® EHPI 16-bit parallel bus, and Motorola's® HDI16 parallel bus. In this embodiment the timing requirements of the EHPI bus are modified to form a superset to accommodate the HDI16 bus.

[28] Other DSPs may be interfaced to this parallel bus and the specific PVDM module hardware will ensure hardware interface compatibility with this PVDM Interface Generic Parallel Bus.

[29] In this embodiment, this 16-bit parallel interface is bussed to all on-board DSPs, using a DSP-unique Chip Select, CSx, to activate the correct DSP for data transfer. This parallel bus is implemented as a Slave bus protocol, with the Host platform initiating all transfers. The bus has no parity or CRC hardware data integrity checking. The PVDM Interface parallel bus of this embodiment has the following capabilities:

- 16-bit wide data path which can also be used as a multiplexed data/address bus if so implemented
- 4-bit wide address bus to access internal DSP registers
- Parallel bus control signals to perform read, write, optional data/address bus multiplexing, data strobe, Host/DSP handshake, DSP chip select and interrupt functions.
- Two configurable Host processor DMA request signals to support either combined (single signal) or independent (two signal) transmit and/or receive DMA channels.
- Byte wide Parallel Bus accesses may optionally be implemented using the two defined Byte Enable pins.

[30] In this embodiment, the parallel bus is compatible with both the Texas Instruments® Enhanced Host -Port Interface (EHPI) bus and the Motorola® High Density Interface, 16-bit (HDI16). Changes were made to accommodate both Parallel bus capabilities as part of the PVDM 16-bit bi-directional Parallel Bus.

[31] Also, in this embodiment the timing and switching requirements of the PVDM Interface parallel bus are based on the EHPI bus but have been modified to form a superset to accommodate the HDI16 bus timing and switching requirement. On startup, the host processor reads the on-board cookie EEPROM on the PVDM to determine which vendor's DSPs are present on the board. The host then configures the Host termination logic to utilize the bus protocol that is compatible with the on-board DSPs.

[32] For example, in this embodiment the HRDY-HTRQ (HostReaDY-HosTReQuest) output PVDM Interface signal changes function dependent on which vendor DSP is enabled via the on board cookie EEPROM. Specifically, the HRDY functionality (both receive and transmit DMA throttling control) is used with the EHPI-based on-board DSPs and the HTRQ functionality (independent transmit DMA control) is used with HDI16-

based on board DSPs. In similar fashion, the HRRQ (HostReadyReadreQuest) output PVDM Interface signal function is enabled or unused dependent on the cookie EEPROM contents. The HRRQ function is used with HDI16-based DSPs requiring an independent receive DMA throttling control and must be used in conjunction with the HTRQ function.

5                   [33]    In this embodiment, connector pin out constraint requires all devices located on a single PVDM module to be connected in parallel on the internal 16-bit Parallel Bus. Additional tradeoffs are made to conserve edge connector pin usage. One example is by implementing a common interrupt line back to the Host processor, requiring the Host processor to poll the PVDM module or specific DSPs to determine which Parallel Bus  
10   processing element has created the interrupt.

                  [34]    Independent Chip Selects for each DSP are used for determining which local processing element is to respond on the Parallel Bus. DSP addressing functionality may be implemented using the 4 bits of Address bus or by multiplexing both address and data information onto the 16 -bit bi-directional Parallel Bus. The use the 4 separate address lines  
15   for addressing and register functions plus using the multiplexed address/data mode as this is compatible with existing implementations.

                  [35]    The general architecture of the software interface via the 16-bit Parallel bus is very similar to the existing PVDM modules, i.e. it is a Slave interface with separate Chip Selects and interrupt capability.

20                   [36]    **TDM Highway**

                  [37]    In this embodiment, there are four, independent TDM data streams defined. Each TDM highway is presently defined to implement 128 time slots at an 8.192MHz bit rate, assuming an 8KHz Frame Sync. By design, all PVDM module hardware layouts must be capable of supporting up to a 16MHz clock frequency, including SI (signal  
25   integrity) compatibility analysis. Software support for a 16MHz TDM clock rate is optional. Hardware support for 16MHz TDM clock operation is optional for Host Platforms.

                  [38]    The PVDM TDM bus Clock and Frame Sync lines may optionally be bi-directional but are normally implemented as inputs to DSP-centric PVDM modules from the host platform. In this embodiment, it is required that the Host platform treat these lines as  
30   if they may be bi-directional to/from the PVDM modules, however, it is not required for the PVDM module implementations to be bi-directional.

                  [39]    Both the TDM Frame Sync and Clock signals may source or sink, allowing new dimensions in TDM bus interfacing, such as multiple clock domain support or termination of L2 functionality out on the PVDM module.

**[40] JTAG Test & Emulation Bus**

[41] In this embodiment, all DSPs on the PVDM have their JTAG ports daisy chained. Debug may be accomplished either via a debug header on the PVDM module or through the 80-pin SIMM connector onto the Host platform. These two access points to the JTAG bus are not required be used simultaneously.

[42] Debug headers may be the standard 14-pin 0.100" 2x7 header, a custom 2x7 edge connector or any other custom connection method deemed suitable for the Host platform team debug.

**[43] Hardware Chip Select**

[44] In this embodiment, a unique hardware chip select included in the PVDM interface allows the host platform direct communications to any special functionality or on-board programmable device on the PVDM without disturbing the operation of other DSP select lines and the PVDM module's standard functionality. This allows the bus of the PVDM interface to simultaneously support different, non-DSP uses on a single Generic PVDM without compromising the bus's existing DSP operational function requirements.

[45] On example of extra functionality is the use of a programmable on-module chip to dynamically adjust the slew rates of the DSP clock timing signals.

**[46] DMA**

[47] The PVDM interface of the presently described embodiment implements the legacy PVDM asynchronous, unidirectional, single channel Direct Memory Access (DMA) transfers, and also implements new asynchronous, bi-directional, dual channel DMA transfers using an additional DMA control line.

[48] Along with the standard, unidirectional DMA channel interface hardware output control line, an additional hardware-defined DMA channel output control line is defined to allow simultaneous read and write DMA operations using the same bus. This additional DMA channel control line allows optimization of the DMA interface for more intelligent DMA data transfers over the existing legacy PVDM bus definition.

[49] A new, dual DMA addressing mechanism allows use of either embedded, auto-increment address/data frame communication structures or separate address lines for external, directly addressed address register auto-incrementing implementations.

[50] The various features of the invention may be implemented as hardware or as program code, stored on a computer readable medium, that is executed by a digital computer. The computer readable medium may include, among other things, magnetic media, optical media, electro-magnetic fields encoding digital information, and so on.



[51] The invention has now been described with reference to the preferred embodiments. For example, in the above description redefinition of signal pin functions to accommodate either the EHPI or HDI16 bus are described. The modification of signal lines to accommodate other vendors protocols can similarly be implemented as is known by  
5 persons of skill in the art. Alternatives and substitutions will now be apparent to persons of skill in the art. Accordingly, it is not intended to limit the invention except as provided by the appended claims.